

Fig. 1




Fig. 2




Fig. 3




Fig. 4

Protect Validating Signal	Protect Release Signal	Output of AND Gate Circuit 59	Buffers 61, 62
L	—	L	ON
H	L	H	OFF
H	H	L	ON

Fig. 5




Fig. 6




Fig. 7




Fig. 8




Fig. 9

